====== 11 Real-Time / FPGA ======

  * Update FPGA references if changes made to main VI or resources
    * in all projects concerned!

  * Compile FPGAs (so they can be tested)

  * Check that all timed loops have the stop condition wired